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Abstract
The development of integrated circuits has been governed by Moore′s law for several
decades. Through continuous advancements in CMOS technology, the industry has main-
tained exponential progress rates in transistor miniaturization and integration density.
However, this technology scaling trend is only conditionally beneficial for analog circuit
performance. Compared with the analog circuits, digital circuits are cheaper, faster, more
complex, and more power efficient. Due to these reasons, the researchers are undertak-
ing a paradigm shift from high performance analog circuits to digitally assisted analog
circuits.
Adaptive impedance matching techniques are attractive because they provide resilience
to antenna impedance variation caused by body-effects and several other reasons. In
principle, they can preserve maximum radiated power, power amplifier linearity, receiver
sensitivity, and power efficiency of a mobile phone simultaneously. However, achieving
proper adaptive impedance control over a large impedance region is a challenge.
Recent analog and RF circuits are increasing performance and efficiency with the aid of
digital technology. To apply this technique to a reconfigurable antenna system, a fully
integrated micro-controller based on AMS H35 technology has been designed. Digital
calibration blocks wrapped around an analog core are capable of performing dead time
and impedance matching schemes. Therefore, the intelligence and robustness of the sys-
tem are improved significantly. Furthermore, compared with S11 controller (18.8mm2,
186mW), the silicon area of the digitally assisted circuit (4mm2, 62mW) is acceptable.
In addition, this dissertation presents a set of convergence criteria for the tunable match-
ing network, which leads to the finding of matching point with high probability. Further-
more, to accelerate the convergence speed, the binary search tuning algorithm has been
proposed. In contrast to the single step method, the tuning speed is improved from O(N)
to O(log(N)).
ix

Kurzfassung
Die Entwicklung integrierter Schaltkreise wurde jahrzehntelang durch das Mooresche
Gesetz geregelt. Durch sta¨ndige Weiterentwicklungen in der CMOS-Technologie erreicht
die Branche exponentielle Fortschritte in der Miniaturisierung von Transistoren und der
Integrationsdichte. Der Skalierungstrend dieser Technologie ist fu¨r die Leistung analoger
Schaltkreise jedoch nur bedingt von Vorteil. Im Vergleich mit analogen Schaltkreisen
sind digitale Schaltkreise billiger, schneller, komplexer und energieeffizienter. Aus diesen
Gru¨nden haben die Forscher einen Paradigmenwechsel von analogen Hochleistungss-
chaltkreisen hin zu digital unterstu¨tzten analogen Schaltkreisen vollzogen.
Die Techniken der adaptiven Impedanzanpassung sind attraktiv, weil sie widerstandsfa¨hig
gegenu¨ber den Impedanzschwankungen der Antenne sind, die durch Ko¨rpereffekte und
einige andere Gru¨nde verursacht werden. Prinzipiell ko¨nnen sie die maximale Strahlungsleis-
tung, die Linearita¨t der Leistungsversta¨rker, die Empfa¨ngerempfindlichkeit und die En-
ergieeffizienz eines Mobiltelefons gleichzeitig erhalten. Die Herausforderung besteht je-
doch darin, die korrekte adaptive Impedanzkontrolle u¨ber einen groβen Scheinwider-
standbereich zu erreichen.
Moderne analoge und HF-Schaltungen steigern die Leistung und Effizienz mit Hilfe dig-
italer Technologie. Zum Einsatz dieser Technik bei einem rekonfigurierbaren Antennen-
system wurde ein auf AMS H35-Technologie basierender, vollsta¨ndig integrierter Mikro-
controller konstruiert. Digitale Kalibrierblo¨cke, die um einen analogen Kern herum ange-
ordnet sind, ermo¨glichen die Durchfu¨hrung von Totzeit sowie Impedanzanpassung. Auf
diese Weise werden die Intelligenz und die Robustheit des Systems deutlich verbessert.
Zudem bleiben im Vergleich mit einem S11-Controller (18.8mm2, 186mW) der Silizium-
bereich der digital assistierten Schaltung(4mm2, 62mW) in einem akzeptablen Rahmen.
Des Weiteren pra¨sentiert diese Abhandlung eine Reihe unimodaler Kriterien fu¨r das ab-
stimmbare Anpassungsnetzwerk, die es erlauben, den Punkt des globalen Optimums zu
finden mit hoher Wahrscheinlichkeit. Daru¨ber hinaus dient ein bina¨rer Suchabstimmal-
gorithmus zur Erho¨hung der Konvergenzgeschwindigkeit. Im Gegensatz zur Einzelschritt-
Methode verbessert sich dabei die Abstimmgeschwindigkeit von O(N) auf O(log(N)).
xi
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1.1 Background
Mixed signal applications are among the fastest growing segments in the electronics in-
dustry requiring a high integration of analog and digital circuits. However, the analog
design is significantly lagging behind the development of digital designs. Over the past
decades, (1) The number of transistors per die has doubled every two years resulting in
a tremendous improvement in the computing power of digital circuits. (2) The energy
per logic operation has been reduced significantly. For example, a 2-input NAND gate
dissipates 1.3pJ per logic operation in 0.5µm CMOS technology. However, the same gate
dissipates 4.5fJ in 90nm technology [1]. As shown in Fig.1.1, in the case of 0.25µm tech-
nology, the power consumption of a 16-bit ADC is approximately equal to the Cortex-R4
processor. (3) Analog circuits are constrained by electronic noise, linearity and matching
requirements. Fortunately, the linearity and matching can be assisted by digital circuits.
The basic ideas are digital calibration and digital compensation.
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Fig. 1.1: Energy-equivalent number of logic gates [2]
1.2 State-of-the-Art
1.2.1 Digitally Assisted AD Converter
As shown in Fig.1.2, a conventional, high performance, high power ADC is replaced by
a low performance, low power ADC, followed by a digital post-processor, which can
calibrate the output to achieve the same accuracy. Compared with the conventional ADC,
the digitally assisted ADC has a significant benefit in terms of power and area. This
method is referred to as digital calibration.
Fig. 1.2: Digitally assisted ADC [2]
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1.2.2 Digitally Assisted Power Amplifier
As shown in Fig.1.3, the non-linear distortion in power amplifiers can be improved by
pre-distorters. Because the power amplifier is memoryless and there is no filter between
the predistorter and the power amplifier, it is sufficient to use a memoryless data predis-
torter here. The predistorter can be easily implemented as look-up tables (LUTs) that map
the original input constellation points to the desired locations. This method is referred to
as digital compensation.
Fig. 1.3: Block diagram of a data predistortion system [11]
1.2.3 Digitally Assisted Frequency Synthesizers
Fig. 1.4: Conceptual block diagrams of analog PLL and digital PLL [9, Chapter 4]
As shown in Fig.1.4, the analog PLL processes the phase information in the analog do-
main with a phase frequency detector and a charge pump circuit, so that the phase dif-
ference turns into current pulses. This current signal is converted into voltage with an
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analog loop filter. Some digitally assisted concepts were adopted [3,4,5]. The key differ-
ence from an analog PLL is that it processes the phase information in the digital domain
instead of the analog. Furthermore, because the PLL loop filter is entirely implemented
by the digital filter, the die area is substantially reduced, and the frequency response is
highly reconfigurable and insensitive to any manufacturing variability. Despite those ad-
vantages, compared to the charge pump architecture, a digital PLL requires additional
overheads, which are the interface circuits between the analog and digital domain. For
example, the phase frequency detector (PFD) is replaced by the time-to-digital (TDC).
This converter consumes extra power and area, and adds time quantization noise to the
PLL loop. Therefore, there has been strong design community interest in reducing the
overhead of TDC in terms of both implementation cost and performance degradation [9].
1.2.4 Digitally Assisted Power Converters
Fig. 1.5: A buck converter and a controller [9, Chapter 9]
A buck converter system consists of two parts. One is the buck converter itself and the
other is a feedback controller, which is used to force the output voltage of the buck con-
verter to be equal to the reference voltage regardless of the PVT variations and dynamic
load. This is achieved by adjusting the duty cycle of the clock signal with the feedback
information of the output voltage and inductor current. The controller is referred to as
”voltage-mode control” if only the output voltage is used as a feedback signal. It is called
”current-mode control” if both the output voltage and inductor current are used as the
feedback signals. More details regarding the basic operations of digitally assisted buck
converter systems can be found in [10]. In addition, a similar concept has been used in
the RF design [6,7,8].
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1.2.5 Digitally Assisted RF front-end
Tunable RF front-ends can be designed to adapt to different operating conditions, such
as multiple frequency bands, antenna impedance variation and changing environment.
As a result, tunable RF front-ends not only enhance the functionality and performance of
communication system but also reduce the circuit size and cost.
The tunable matching networks originate from the fixed matching networks, which
are used to transform the load impedance to the source impedance. All components of
the fixed network cannot be changed after fabrication. Hence, tunable components are
indispensable building blocks for tunable matching networks. The technologies of differ-
ent tunable components are compared in section 2.2.1. The tunable matching networks
have been used in the tunable power amplifier, tunable filters and antenna impedance
variation.
The RF switches based tunable matching networks and corresponding adaptive impedance
matching algorithms are investigated in [12,13]. Furthermore, this dissertation investi-
gates the ferroelectric varactor based tunable matching network. Compared with the
[13], this work achieves some significant advancements: (1) a fully integratable 4-phase
charge pump has been verified in AMS H35 CMOS technology, which can provide a high
tuning voltage (beyond 110V); (2) presents a novel adaptive impedance matching algo-
rithm, which can be performed by Cortex-M0 controller in microseconds. The advantage
of proposed system is fast tuning speed. In general, the antenna impedance variation can
be calibrated in milliseconds. However, since this varactor requires a high tuning voltage
(90V), the power consumption of this system is high (200mW). In addition, the chip size
of charge pump (18mm2) is large due to a large number of stages. As a result, the pro-
posed system is a good solution for vehicle communication systems rather than mobile
phones.
1.3 Research Objective
The above examples illustrate that researchers are undertaking a paradigm shift from
high performance analog circuits to digitally assisted analog circuits. According to the
preceding discussion, this dissertation applies the same ideas to charge pumps and tun-
able matching networks, which can be used in a reconfigurable antenna system.
The conventional charge pump cannot maintain its output voltage at the desired level
due to the PVT variations and the dynamic load resistor. The unstable output voltage
could reduce the performance of the system. In addition, the non-ideal clock switches
could result in a conduction path. As a result, the reversion current will reduce the power
efficiency. This dissertation utilizes a micro controller performing an adaptive 4-phase
clock scheme to stabilize the output voltage and improve power efficiency.
A tunable matching network is used to calibrate the antenna impedance variation. By
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performing the adaptive impedance matching algorithm, the proposed micro controller
can minimize the return loss. In addition, the linearity of varactors can be improved by
digital compensation technology.
In the end, this dissertation compares digitally-assisted analog circuits with pure ana-
log circuits from the following perspectives: (1) power consumption, (2) chip size, (3)
robustness, and (4) design effort.
1.4 Thesis Outline
The organization of this dissertation is summarized as follows:
• Chapter 2: Introduction of the application background, the charge pump and tunable
matching network specifications.
• Chapter 3: Presentation of a set of convergence criteria for tunable matching net-
works and corresponding adaptive impedance matching algorithms.
• Chapter 4: Introduction of the mathematical model of a charge pump, such as the
input-output relationship, and power efficiency. Presentation of the adaptive 4-
phase clock algorithm. Discussion of the hybrid DPWM based 4-phase clock gener-
ator.
• Chapter 5: Evaluation of the proposed system from four perspectives: (1) power
consumption, (2) chip size, (3) robustness, and (4) design effort. Discussion of the
trade-offs on digital calibration and compensation.
• Chapter 6: Summary of the contributions of this dissertation.
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2.1 Background
Today, the communication device has to support multiple standards and adapt to the
changing environment [1,2]. Therefore, tunable RF Front-ends are highly desired. As
shown in Fig.2.1, a smart phone has to offer wireless connectivity in addition to the typi-
cal cellular phone service. A straightforward solution is to integrate multiple transceiver
units into a single RF device. As shown in Fig.2.2, the tunable RF transceiver is an alter-
native solution for increasing hardware flexibility and functionality.
• Multi-Frequency-Bands: Wireless communication has evolved from a single mode,
triple-band 2G system to a triple-mode, 9-band, high-speed data-capable system.
The operation of multi-modes and multi-bands is performed by multiple stacked
transceivers. To reduce the circuit size, tunable RF Front-ends supporting multiple
standards in a single transceiver unit were proposed [3,4,5,6,7].
• Received-Signal-Strength: The performance of an RF receiver varies widely with the
strength of the received signal. Hence, the RF Front-ends should adapt to the chang-
ing strength of the received signal [1,8].
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• Transmit-Power-Level: The power amplifier (PA) operates at varying power levels
due to the distance between the communicating base station and the hand-held de-
vice. By adjusting the biasing voltage/current [9,10] or load impedance [11,12] of
the power amplifier, the overall power efficiency can be improved [13,14,15].
• Fluctuating-Radio-Environment: It is well-known that the antenna impedance is sen-
sitive to nearby objects and human bodies. Therefore, an antenna tuning unit that
can detect the antenna impedance variation and calibrate the tunable matching net-
work (TMN) in real time is highly desired [16,17].
Fig. 2.1: A smart phone with multiple transceiver units
Fig. 2.2: Block diagram of an adaptive RF front-end module
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2.2 Antenna Tuning Unit based on Functional Materials
2.2.1 Varactor Technologies
Tuning elements are indispensable building blocks for tunable matching networks. As
shown in Fig.2.3, varactor technologies fall into three categories: semiconductor-based
varactor diodes, microelectromechanical system (MEMS) varactors, and ferroelectric-based
varactors. A performance comparison of these three varactor technologies is summarized
in Tab.2.1 [18,19,20]. A tunable T-type matching network based on ferroelectric technol-
ogy has been fabricated that requires a high tuning voltage (beyond 100V). However, high
tuning voltage is a challenge for portable devices.
Fig. 2.3: Three Varactor Technologies [18]
Tab. 2.1: Comparison of different varactor technologies
Semiconductor-based MEMS Ferroelectric-based
Tunability high low medium
Quality Factor medium high medium
Bias Voltage medium high medium
Tuning Speed fast slow fast
Power Handling low medium high
Linearity can be improved high can be improved
2.2.2 High Voltage ASICs
In the past, the CMOS technology was limited to low voltage domains (below 5V). High
voltage domains were dominated by BCD (Bipolar-CMOS-DMOS) and SOI (Silicon-on-
Insulator) technologies. In recent years, high voltage CMOS technology became a reality
[21,22,23,24]. The minimum feature size of high voltage CMOS technology has decreased
from 0.8um to 0.18um [25,26,27,28,29].
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2.2.3 Functional Specification
Functional materials [31,32,33,34] can be used to provide tunability for mobile devices. To
reduce the mismatch between the antenna and matching network [30], a reconfigurable
dual-band antenna system is introduced in this section. The block diagram of this system
is depicted in Fig.2.4.
Fig. 2.4: Architecture of reconfigurable dual-band antenna system
This system consists of a dual-band antenna [35,36,37,38], a tunable T-type matching
network [38,39,40], a charge pump [41,42,43], two HV-DACs [44], an S11 detector, a volt-
age detector, and a micro-controller. The dualband hybrid dielectric resonator antenna
(DRA) covering the 1.9GHz and 5.1GHz bands was fabricated [38,45]. The tunable T-
type matching network proposed in [38,40] was employed to reduce the return loss. The
two varactors vary their capacitance from 0.31pF to 0.22pF according to the tuning volt-
age ranging from 0V to 90V. The maximum output voltage of the charge pump is 120V
because the supply voltage of HV-DAC is 110V.
2.2.4 Design Considerations
The first concern is that the output voltage of the charge pump is affected by the PVT
variations and changing load impedance. In addition, the mismatch between the antenna
and tunable matching network will result in a large reflection power, which will decrease
the performance of communication devices. This dissertation aims to solve these two
problems with digitally assisted techniques.
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3.1 State of the Art
Adaptive impedance matching techniques are attractive because they provide resilience
to antenna impedance variation caused by body-effects and several other reasons [5]. In
principle, they can preserve maximum radiated power, power amplifier linearity, receiver
sensitivity, and power efficiency of a mobile phone simultaneously. However, achieving
proper adaptive impedance control over a large impedance region is a challenge [6,14].
The simplest and fastest tuning method is the single step algorithm [1,7]. Gradient-
based algorithms involve large computational burden since they require to calculate the
gradient of the objective function [2]. A common disadvantage of these approaches is
that all algorithms are easily trapped into a local optimum point. To reach the global op-
timum point, some evolutionary optimization algorithms, such as conventional genetic
algorithm (CGA), quantum genetic algorithm (QGA), have been employed [8,9,10]. To
secure reliable convergence, a cascade of two control loops is proposed [11]. Addition-
ally, by measuring the load impedance, a novel direct calculation method for matching
network is presented in [12]. The matching region of Π-type network is analytically cal-
culated in [13]. The antenna impedance variation located in the matching region is likely
to be calibrated. However, as long as the objective function has multiple local optimum
points, there is no guarantee in theory that the optimization algorithms are capable of
converging to the global optimum point.
To solve preceding problems, design strategies of T-type and Π-type network are pre-
sented. In contrast to the traditional approaches, the proposed convergence criteria en-
sures that we are most likely to converge to the neighbourhood of matching point, which
has been proven in Appendix D.
In case of matching network with fixed X1, the proposed convergence criteria ensure
that the input resistance is proportional to the tunable X2 and input reactance is propor-
tional to the tunable X3. Similarly, in case of matching network with fixed X2, the input
resistance is proportional to the tunable X1 and input reactance is proportional to the
tunable X3 . As a result, the binary search algorithm is employed to accelerate the con-
vergence speed. In contrast to the single step method [1], the tuning speed is improved
from O(N) to O(logN).
This chapter is organized as follows. The mathematical properties of Γ-type matching
network are investigated in section 3.2. The convergence criteria and design strategies
of T-type and Π-type matching network are discussed in section 3.4 and 3.5, respectively.
The binary search tuning algorithm is proposed in section 3.6. Some concerns about lossy
matching network are solved in section 3.8.
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Fig. 3.1: Structure of Chapter 3
3.2 Mathematical Properties of Γ-type Network
3.2.1 Linear Fractional Transformation (LFT)
We begin our discussion with a brief introduction to the linear fractional transformation,
which plays an important role in this work. If a, b, c, and d are complex constants with
ad-bc6=0, then the complex function (3.1) is called a linear fractional transformation.
w =
a× z + b
c× z + d (3.1)
A linear fractional transformation maps a circle or a line in the z-plane to either a line
or a circle in the w-plane. The image is a line if and only if the original circle or line passes
through a pole of the linear fractional transformation. The central point and radius are
calculated in Appendix A.
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3.2.2 Γ-Type Matching Network
Fig. 3.2: Γ-Type matching network
The input impedance of Γ-type matching network is written as
Z˜in =
−XLX1 + jRLX1 −X1X2
RL + j(XL +X1) + jX2
(3.2)
The input resistance and reactance are given by (3.3) and (3.4), respectively.
R˜in =
RLX
2
1
R2L + (XL +X1 +X2)
2 (3.3)
X˜in = X1 − X
2
1 (XL +X1 +X2)
R2L + (XL +X1 +X2)
2 (3.4)
3.2.2.1 Impact of Tunable X2 on the Input Impedance
If ZL and X1 are given, the equation (3.2) can be viewed as a linear fractional transforma-
tion. Therefore, the image of X2 under (3.2) is a circle, which is written as∣∣∣Z˜in − Zo∣∣∣2 = r2 (3.5)
According to the Appendix A, the central point and radius are calculated by
∣∣∣∣Z˜in − ( X212 ·RL + jX1
)∣∣∣∣2 = ( X212 ·RL
)2
(3.6)
The partial derivative of (3.3) with respect to X2 is written as
∂R˜in
∂X2
=
−2RLX21 (XL +X1 +X2)[
R2L + (XL +X1 +X2)
2]2 (3.7)
Using equation (3.4) yields the expression
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 X˜in > X1 XL +X1 +X2 < 0X˜in < X1 XL +X1 +X2 > 0 (3.8)
Substituting (3.8) into (3.7) yields (3.9). As shown in Fig.3.3, the input impedance point
moves in a clockwise direction around the circle with the increase of X2.
X˜in > X1
∂R˜in
∂X2
> 0 (3.9-a)
X˜in < X1
∂R˜in
∂X2
< 0 (3.9-b)
According to (3.10), ifX2 approaches the positive or negative infinity, the input impedance
point approaches a point (0, X1). In other words, the input impedance point cannot pass
through the point (0, X1).
lim
X2→±∞
Z˜in = jX1 (3.10)
Fig. 3.3: Trajectory of Zin with fixed ZL and X1
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The trajectory of input impedance point is depicted in Fig.3.3. The circle is fully deter-
mined by ZL andX1. All circles are tangent to the reactance-axis. The central point moves
along the dashed parabola with the increase ofX1. The input impedance point starts from
a point (0, X1), moves in a clockwise direction around the circle, and then goes back to
the starting point (0, X1) with the increase of X2. The forbidden region is determined by
the envelope of all circles.
3.2.2.2 Impact of Tunable X1 on the Input Impedance
If ZL and X2 are given, the central point and radius are calculated by∣∣∣∣∣Z˜in −
(
R2L + (XL +X2)
2
2 ·RL
)∣∣∣∣∣
2
=
(
R2L + (XL +X2)
2
2 ·RL
)2
(3.11)
If X1 approaches zero, the input impedance point approaches a point (0, 0). Moreover,
the input impedance point cannot pass through the point (0, 0) because X1 is either ca-
pacitive/negative or inductive/positive. Additionally, if X1 approaches the positive or
negative infinity, the input impedance point approaches a point (RL, XL+X2).
lim
X1→0
Z˜in = 0 (3.12)
lim
X1→±∞
R˜in = RL (3.13)
lim
X1→±∞
X˜in = XL +X2 (3.14)
The trajectory of input impedance point is depicted in Fig.3.4. The circle is fully deter-
mined by ZL andX2. All circles are tangent to the reactance-axis. The central point moves
along the resistance-axis with the increase of X2. The forbidden region is determined by
RL. The input impedance point starts from a point (RL, XL+X2), moves in a clockwise
direction around the circle, and then goes back to the starting point (RL, XL+X2) with the
increase of X1. The input impedance point cannot be located in the forbidden region.
24 CHAPTER 3 TUNING METHOD OF TUNABLE MATCHING NETWORK
Fig. 3.4: Trajectory of Zin with fixed ZL and X2
3.3 Objective Function: S11 Parameter
First, we will introduce some related concepts and definitions.
• Local Minimum: A local minimum of a function is a point where the function value
is smaller than at nearby points, but possibly greater than at a distant point.
• Global Minimum: A global minimum is a point where the function value is smaller
than at all other feasible points. If you need a global optimum, you must find an
initial value for your solver in the basin of attraction of a global optimum.
• Unimodal Function: A function f : Rn 7→ R is called quasiconvex (or unimodal) if
its domain and all its sublevel sets Sα = {x ∈ domf |f(x) ≤ α)} are convex. [Boyd,
Vandenberghe, Convex Optimization, Page 95]
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In practice, the S11 parameter is used to evaluate the return loss of tunable matching
network. The optimization problem is formulated as (3.15). According to this formula,
for any load impedance ZL = RL + jXL, there exists a set of parameters {X∗1 , X∗2 , X∗3}
in the feasible region which ensures the minimum value of S11 parameter is zero. In
addition, the optimum point {X∗1 , X∗2 , X∗3} should be converged from any starting point
{X01 , X02 , X03} in the feasible region.
To achieve these two objectives, the design strategies of different tunable matching
networks in section 3.4.2, 3.4.4, 3.4.6 guarantee the existence of optimal point {X∗1 , X∗2 , X∗3},
the convergence criteria of different tunable matching networks in section 3.4.1, 3.4.3, 3.4.5
guarantee the the probability of of finding the optimal point {X∗1 , X∗2 , X∗3} is high.
min S11(X1, X2, X3) =| Rin+jXin−50Rin+jXin+50 |
where Rin =
RLX
2
1
R2L+(XL+X1+X2)
2
Xin = X1 +X3 − X
2
1 (XL+X1+X2)
R2L+(XL+X1+X2)
2
RLmin ≤ RL ≤ RLmax
XLmin ≤ XL ≤ RXmax
s.t : X1min ≤ X1 ≤ X1max
X2min ≤ X2 ≤ X2max
X3min ≤ X3 ≤ X3max
(3.15)
The reflection coefficient (3.16) is a typical linear fractional transformation. The in-
verse transformation of (3.16) is written as (3.17). Hence, a circle in the Γ-plane is mapped
to either a circle or a line in the z-plane.
Γ =
Zin − 50
Zin + 50
(3.16)
Zin = 50× 1 + Γ
1− Γ (3.17)
As shown in Fig.3.5, the solid circles (3.18) in the Γ-plane are mapped into the solid
circles (3.19) in the z-plane.
(Re (Γ))2 + (Im (Γ))2 = C 1 > C ≥ 0 (3.18)
(
Re (Zin)− 50× 1 + C
2
1− C2
)2
+ (Im (Zin))
2 =
(
50× 2C
1− C2
)2
(3.19)
Additionally, the unit circle (3.20) in the Γ-plane is mapped into the dashed line in the
z-plane.
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∣∣∣∣Zin − 50Zin + 50
∣∣∣∣=1 (3.20)
Fig. 3.5: The relationship between Γ-plane and z-plane
Apparently, the S11 is a unimodal function of Zin. A proof is as follows: the sublevel
sets are defined as SC = {Zin ∈ domS11|S11 ≤ C)}. For any C < 1, the corresponding sub-
level set SC is written as (3.19). Because the sphere is a convex set, the S11 is a quasiconvex
(or unimodal) function of Zin according to the definition.
3.4 Convergence Criteria of T-type Network
Fig. 3.6: T-type matching network
To reduce the forbidden region and improve the Q-factor of matching network, the T-type
matching network is shown in Fig.3.6. The input impedance of T-type matching network
is written as
Zin = Z˜in + jX3 (3.21)
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The first term on the right-hand side of (3.21) is the input impedance of Γ-type match-
ing network. The X3 is used to slide the circle in Fig.3.3 and Fig.3.4 along the reactance-
axis.
3.4.1 TMN with Fixed X1
Fig. 3.7: Tunable matching network with fixed reactance X1
Assume that X1 is an inductor and X3 is a capacitor. As shown in Fig.3.8, the solid circle
is fully determined by X1 and ZL. Firstly, the input impedance point of Γ-type network is
moved along the solid circle by X2 from the point A to the point B. Subsequently, the X3
slides the curve AB from A1B1 to A2B2. Finally, the tunable area A1B1B2A2 is specified.
The S11 value of this tunable area is given by the left-side of Fig.3.8.
If the curve AB is on the top-half or lower-half of the circle, any impedance point in
the tunable area A1B1B2A2 is obtained by a unique set of tuning parameters (X2, X3). In
addition, the curve CDE is divided into two parts, upper-half curve CD and lower-half
curve DE. Similarly, the tunable areas generated by curve CD and DE are area C1D1D2C2
and D1E1E2D2, respectively. However, these two tunable areas overlap each other. Any
impedance point in the overlapping area D1FD2 can be obtained by two different sets of
parameters (X2, X3). As a result, the combination of two tunable regions (C1D1D2C2 and
D1E1E2D2) could result in a multimodal function.
In a word, as long as the X2 slides the impedance point along the upper-half or lower-
half of the circle, we are most likely to converge to the optimum point. In accordance with
section 3.2, the input impedance point cannot pass through the point (0, X1). Therefore,
the convergence criterion (3.22) guarantees that the impedance point controlled by X2
cannot pass through the point D. More detailed discussions are clarified in the Appendix
D.
[
Im
(
Z˜in (maxX2)
)
−X1
]
·
[
Im
(
Z˜in (minX2)
)
−X1
]
≥ 0 (3.22)
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Fig. 3.8: Convergence criteria of TMN with fixed reactance X1
3.4.2 Design Strategy
By applying the convergence criterion (3.22), design strategy of tunable matching net-
work with fixedX1 is proposed. Because the tunable T-type matching network is lossless,
the source impedance matching and load impedance matching are achieved simultane-
ously.
Zin = R
∗
s ⇔ Zout = Z∗L (3.23)
Fig. 3.9: Source matching and load matching
This section designs a tunable matching network from the source side since the load
impedance is a variable. Therefore, the output impedance of the tunable matching net-
work should be equal to the complex conjugate of the load impedance. As shown in
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Fig.3.10, the solid circle is fully determined by RS and X1. The X3 slides the impedance
point from X3−1 to X3−2. Subsequently, the X2 slides the curve X3−1X3−2 along the
reactance-axis. Once the matching region marked by bold line is capable of covering
the area of complex conjugate of load impedance, the load impedance variation can be
perfectly calibrated by this tunable matching network. Therefore, this section designs the
tunable matching network as follows:
Step 1: Choose X1 according to (3.24). The X3 is determined by (3.25). Addition-
ally, the X2 can be determined by covering the area of complex conjugate of the load
impedance.
X21
RS
≥ RLmax (3.24)
X3 1,4 +X1 +Xs = ±
√
RsX21
RLmin
−R2s (3.25-a)
X3 2,3 +X1 +Xs = ±
√
RsX21
RLmax
−R2s (3.25-b)
Fig. 3.10: Design strategy of tunable T-type network with fixed X1
Step 2: Check convergence criterion (3.22). By simplifying (3.22), the criterion is
rewritten as (3.27). The feasible region of XL is depicted in Fig.3.11.
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[XL +X2 max +X1] · [XL +X2 min +X1] ≥ 0 (3.26)
XLmin > − (X2 min +X1) (3.27-a)
XLmax < − (X2 max +X1) (3.27-b)
Step 3: Check the Q-factor of tunable matching network. If the Q-factor does not
meet the specification, update X1 according to (3.24) and repeat the design flow until all
constraints are met. In the end of this subsection, it is worth to mention that theX2 andX3
are mainly responsible for covering the area of complex conjugate of the load impedance.
The X1 is mainly responsible for improving the Q-factor of the matching network.
Fig. 3.11: The feasible region of XL
3.4.3 TMN with Fixed X2
Fig. 3.12: Tunable T-type matching network with fixed X2
As shown in Fig.3.13, the solid circle is fully determined by X2 and ZL. Assume that X3
is a capacitor. Firstly, the input impedance point of Γ-type network is moved by X1 from
point A to point B. Subsequently, the X3 slides the curve AB from A1B1 to A2B2. Finally,
the tunable area A1B1B2A2 is specified. The S11 value of this tunable area is given by the
left-side of Fig.3.13.
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Fig. 3.13: Convergence criteria of TMN with fixed reactance X2
As discussed in section 3.4.1, as long as the X1 slides the impedance point along the
upper-half or lower-half of the circle, the objective function is converged. In accordance
with section 3.2, the input impedance point of Γ-type matching network cannot pass
through the point (0, 0). Therefore, the criterion (3.28) guarantees that the impedance
point controlled by X1 cannot pass through the point D.[
Im
(
Z˜in (maxX1)
)]
·
[
Im
(
Z˜in (minX1)
)]
≥ 0 (3.28)
3.4.4 Design Strategy
Similarly, this section designs the tunable matching network from the source side since
the load impedance is a variable.
Step 1: Choose X2. As shown in Fig.3.14, the tunable region is determined by X1 and
X3. The forbidden region is determined byRS . TheX2 slides the matching region into the
tunable region. The forbidden region is not allowed to overlap with the matching region.
Hence, a simple and effective algorithm that is able to detect the intersection between a
rectangle and a circle is highly desired [17], which will be discussed in section 3.9.
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Fig. 3.14: Design of tunable T-type network with fixed X2
Step 2: We utilize a set of impedance points Zn located on the boundary of matching
region to calculate the range of X1 and X3. As shown in Fig.3.15, the central point of
the circle is fully determined by X3. Therefore, the X3n for each impedance point Zn is
calculated by
(
R2s +X
2
3n
2Rs
)2
=
(
Rn − R
2
s +X
2
3n
2Rs
)2
+X2n (3.29)
The solution of (3.29) is
X23n =
Rs
Rn
(
X2n+R
2
n −RnRs
)
(3.30)
If X3n is given, the X1n for each impedance point Zn should satisfy the following two
equations. Furthermore, the range of X1 and X3 can be estimated by the maximum and
minimum value of X1n and X3n, respectively.
Rn =
RsX
2
1n
R2s + (X1n +X3n)
2 (3.31-a)
Xn = X1n − X
2
1n · (X1n +X3n)
R2s + (X1n +X3n)
2 (3.31-b)
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Fig. 3.15: The calculation of X2n and X3n
Step 3: Check convergence criterion (3.28). By simplifying (3.28), the criterion is writ-
ten as
[
X1 min − X
2
1 min (XL +X1 min +X2)
R2L + (XL +X1 min +X2)
2
]
·
[
X1 max − X
2
1 max (XL +X1 max +X2)
R2L + (XL +X1 max +X2)
2
]
≥ 0 (3.32)
Step 4: Check the Q-factor of tunable matching network. If the Q-factor does not
meet the specifications, update X2 and repeat the design flow until all constraints are
met. In the end of this subsection, it is worth to mention that the X1 and X3 are mainly
responsible for covering the area of complex conjugate of the load impedance. The X2 is
mainly responsible for improving the Q-factor of the matching network.
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3.4.5 TMN with Fixed X3
Fig. 3.16: Tunable T-type matching network with fixed X3
As shown in Fig.3.17, all circles determined by X2 are tangent to the reactance axis and
have a common impedance point (0,X3). In accordance with section 3.2, the input impedance
point cannot pass through the point (0, X3). In addition, the X2a and X2b defined by (3.33)
result in a same circle.
{
X2a=−XL + ∆
X2b=−XL −∆
∆ ≥ 0 (3.33)
Fig. 3.17: Convergence criteria of TMN with fixed reactance X3
As shown in Fig.3.17, if X2 is equal to -XL, the input impedance point is moved by
X1 from Cmin to Cmax along the minimum circle. By increasing or decreasing X2 with
the same variation ∆, the input impedance point is moved along the same bigger circle.
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Assume that the impedance point moves along the curve AminAmax with X2a and along
the curve BminBmax with X2b. By increasing ∆ from zero to positive infinity, the curve
AminAmax and curve BminBmax separate from the curve CminCmax, and then converge to-
gether, which leads to an overlapping area. Similarly, the combination of two tunable
regions (CminCmaxAminAmax and CminCmaxBminBmax) could result in a multimodal func-
tion. The convergence criterion is written as
−XL /∈
[
X2 min X2 max
]
(3.34)
Substituting (3.33) to (3.2) yields
Z˜in (X1a) =
−XLX1a + jRLX1a −X1a (−XL + ∆)
RL + j(XL +X1a) + j (−XL + ∆)
(3.35-a)
Z˜in (X1b) =
−XLX1b + jRLX1b −X1b (−XL −∆)
RL + j(XL +X1b) + j (−XL −∆)
(3.35-b)
If curve AminAmax and curve BminBmax overlap each other, X1a and X1b should satisfy
(3.36). By simplifying (3.36), the relationship between X1a and X1b is illustrated by (3.37).
Z˜in (X1a) = Z˜in (X1b) (3.36)
X1a (X1b,∆) =
(R2L + ∆
2) ·X1b
R2L + ∆
2 − 2 ·∆ ·X1b (3.37)
Furthermore, the distance between X1a and X1b is written as
d = X1a −X1b = 2 ·∆ ·X
2
1b
R2L + ∆
2 − 2 ·∆ ·X1b (3.38)
The equation (3.39) and (3.40) demonstrate that the distance is increased from zero to
the maximum value by increasing ∆ from zero to RL; the distance is decreased from the
maximum value to zero by increasing ∆ from RL to the positive infinity.
∂d
∂∆
∝ R2L −∆2 (3.39)
lim
∆→∞
d = lim
∆→0
d = 0 (3.40)
3.4.6 Design Strategy
Similarly, this subsection designs the tunable matching network from the source side
since the load impedance is a variable. The solid circle in Fig.3.18 is determined by RS
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and X3. The X1 slides the impedance point from X1−3 to X1−4. Subsequently, the X2
slides the curve X1−3X1−4 along the reactance axis. Once the tunable area is capable of
covering the area of complex conjugate of load impedance, the load impedance variation
is perfectly calibrated.
Step 1: Choose X3 according to (3.41). The X1 is calculated by (3.42). Additionally, the
X2 is determined by covering the area of complex conjugate of the load impedance.
R2s +X
2
3
RS
≥ RLmax (3.41)
X1 1,4 =
−2RLminX3 ±
√
(2RLminX3)
2 − 4RLmin (RLmin −RS) (R2s +X23 )
2× (RLmin −RS) (3.42-a)
X1 2,3 =
−2RLmaxX3 ±
√
(2RLmaxX3)
2 − 4RLmax (RLmax −RS) (R2s +X23 )
2× (RLmax −RS) (3.42-b)
Fig. 3.18: Design of tunable T-type network with fixed X3
Step 2: Check convergence criterion (3.43).
−XL /∈
[
X2 min X2 max
]
(3.43)
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Step 3: Check the Q-factor of tunable matching network. If the Q-factor does not meet
the specification, update X3 according to (3.41), and then repeat the design flow until all
constraints are met. It is worth to mention that the X1 and X2 are mainly responsible
for covering the area of complex conjugate of the load impedance. The X3 is mainly
responsible for improving the Q-factor of the matching network.
3.4.7 Tunable X1, X2, and X3
Fig. 3.19: Tunable T-type network with tunable components X1, X2, and X3
In case of the tunable X1, X2, and X3, the tunable region in Fig.3.20 is moved along the re-
actance axis byX3. In case of the fixedX1 andX2, the objective function S11 is a unimodal
function of tunable X3. Therefore, the convergence criterion is written as
(1) Set X1 to be (X1min+X1max)/2. Set X2 to be (X2min+X2max)/2. Calibrate X3 to reach
the minimum S11.
(2) In case the convergence criterion (3.34) is satisfied, the global optimum point can be
reached by tuning X1 and X2.
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Fig. 3.20: X1, X2, and X3 are variables
3.5 Convergence Criteria of Π-type Network
In addition to the T-type matching network, the Π-Type matching network is also widely
used.
Fig. 3.21: Π-type matching network
As shown in Fig.3.21, the input admittance of Π-type matching network is written as
Y˜in =
−BLB1 + jGLB1 −B1B2
GL + j(BL +B1) + jB2
(3.44)
Since the equation (3.44) is identical to (3.2), all conclusions in the T-type matching
network can be reused in the Π-type matching network. The equation (3.22), (3.28), and
(3.34) are rewritten as (3.45), (3.46), and (3.47), respectively.
[
Im
(
Y˜in (maxB2)
)
−B1
]
·
[
Im
(
Y˜in (minB2)
)
−B1
]
≥ 0 (3.45)
[
Im
(
Y˜in (maxB1)
)]
·
[
Im
(
Y˜in (minB1)
)]
≥ 0 (3.46)
−BL /∈
[
B2 min B2 max
]
(3.47)
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3.6 Adaptive Impedance Matching Algorithm
3.6.1 Single Step Algorithm
In case of matching network with two tunable components, the single step algorithm [1]
can be written as Tab.3.1. The maximum number of iterations is 2S1−1 + 2S2−1. In this
project, the digital control signals S1 and S2 are 8-bit. Additionally, if the convergence cri-
teria can be satisfied, the single step algorithm is capable of reaching the neighbourhood
of matching point.
Tab. 3.1: Single step algorithm
Initialization: K1 = 2S1−1, K2 = 2S2−1, temp = 0;
while( temp == 0 )
S11-M = f(K1 ,K2 );
S11-U = f(K1+1,K2 );
S11-D = f(K1-1,K2 );
S11-L = f(K1 ,K2-1);
S11-R = f(K1 ,K2+1);
MinS11 = min(S11-U, S11-D, S11-L, S11-R);
if ( S11-M < MinS11 )
temp = 1;
else
if (S11-U == MinS11) K1 = K1 + 1;
if (S11-D == MinS11) K1 = K1 - 1;
if (S11-L == MinS11) K2 = K2 - 1;
if (S11-R == MinS11) K2 = K2 + 1;
end
endwhile
3.6.2 Binary Search Algorithm
This section proposes a novel fast tuning algorithm for tunable matching network. In
contrast to the single step algorithm, the convergence speed is improved from O(N) to
O(log(N)).
As shown in Fig.3.8, if the convergence criteria are satisfied, the tunable X2 is propor-
tional to Rin and the tunable X3 is proportional to Xin if X2 is given. Hence, the binary
search algorithm can be used to accelerate the convergence speed. The maximum number
of iterations is S2+S3.
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Fig. 3.22: Binary search tuning algorithm with fixed X1
Similarly, as shown in Fig.3.13, if the convergence criteria are satisfied, the tunable
X1 is proportional to Rin and the tunable X3 is proportional to Xin if X1 is given. The
maximum number of iterations is S1+S3.
Fig. 3.23: Binary search tuning algorithm with fixed X2
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3.7 Simulation Results of Lossless Matching Networks
Antenna impedance variation has been discussed in [27,28,29]. In [30], the antenna impedance
ZL roughly lies in the range 30Ω < RL < 100Ω and 30Ω < XL < 100Ω. The simulation
results are shown in Fig.3.24, 3.25, and 3.26, respectively. The left side of each figure
demonstrates that we can converge to the optimal point.
3.7.1 Simulation Results of TMN with Fixed X1
Tab. 3.2: Tunable matching network with fixed reactance X1
Resistance (Ω) Reactance (jΩ)
Source Impedance ZS 50 0
Load Impedance ZL [30, 100] [0, 100]
Fixed Inductor X1 0 141.4
Tunable Capacitor X2 0 [−414.6,−246.8]
Tunable Capacitor X3 0 [−317.1,−228.0]
(a) Load Impedance is equal to 30 (Ω)
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(b) Load Impedance is equal to 30+j100 (Ω)
(c) Load Impedance is equal to 65+j50 (Ω)
(d) Load Impedance is equal to 100 (Ω)
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(e) Load Impedance is equal to 100+j100 (Ω)
Fig. 3.24: Tuning process of TMN with fixed X1
3.7.2 Simulation Results of TMN with Fixed X2
Tab. 3.3: Tunable matching network with fixed reactance X2
Resistance (Ω) Reactance (jΩ)
Source Impedance ZS 50 0
Load Impedance ZL [30, 100] [0, 100]
Fixed Inductor X1 0 [−126.6,−70.5]
Tunable Capacitor X2 0 120.0
Tunable Capacitor X3 0 [98.5, 282.3]
(a) Load Impedance is equal to 30 (Ω)
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(b) Load Impedance is equal to 30+j100 (Ω)
(c) Load Impedance is equal to 65+j50 (Ω)
(d) Load Impedance is equal to 100 (Ω)
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(e) Load Impedance is equal to 100+j100 (Ω)
Fig. 3.25: Tuning process of TMN with fixed X2
3.7.3 Simulation Results of TMN with Fixed X3
Tab. 3.4: Tunable matching network with fixed reactance X3
Resistance (Ω) Reactance (jΩ)
Source Impedance ZS 50 0
Load Impedance ZL [30, 100] [0, 100]
Fixed Inductor X1 0 [−90.3,−64.1]
Tunable Capacitor X2 0 [3.6, 169.7]
Tunable Capacitor X3 0 130.0
(a) Load Impedance is equal to 30 (Ω)
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(b) Load Impedance is equal to 30+j100 (Ω)
(c) Load Impedance is equal to 65+j50 (Ω)
(d) Load Impedance is equal to 100 (Ω)
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(e) Load Impedance is equal to 100+j100 (Ω)
Fig. 3.26: Tuning process of TMN with fixed X3
3.8 Further Discussion: Lossy Matching Network
3.8.1 Insertion Loss: S21
Fig. 3.27: Lossy T-type matching network
In case of lossy network, the source match and load match cannot be achieved simulta-
neously. Additionally, it is necessary to evaluate the insertion loss caused by the parasitic
resistance. As shown in Fig.3.27, the insertion loss is written as
S21 =
2
√
RSRL × Z1
(ZL + Z2 + Z1)RS + (ZL + Z2 + Z1)Z3 + (ZL + Z2)Z1
(3.48)
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3.8.2 R1 is equal to zero
If R1 is equal to zero, we should transform the equivalent load impedance (R2 + ZL) to
the equivalent source impedance (RS −R3).
Rs = Zin = Zinx +R3 (3.49)
ZˆL = ZL +R2 (3.50)
3.8.3 R1 is not equal to zero
IfR1 is not equal to zero, the input impedance of lossy Γ-type matching network is rewrit-
ten as
Zˆin =
(R1 + jX1)
(
RˆL + jXL + jX2
)
R1 + RˆL + j(XL +X1 +X2)
(3.51)
The equation (3.51) can be viewed as a linear fractional transformation. Hence, the
same analysis can be reused. However, the calculation process could be very tedious and
complicated. To simplify the calculation process, the impact ofR1 on the input impedance
of Γ-type network is written as
Zˆin(R1 6= 0)
Zˆin(R1 = 0)
=
(R1 + jX1)
(
RˆL + jXL + jX2
)
R1 + RˆL + j(XL +X1 +X2)
× RˆL + j(XL +X1 +X2)
jX1
(
RˆL + jXL + jX2
) (3.52)
Since X1 is much larger than R1, the equation (3.52) can be simplified as
Zˆin(R1 6= 0)
Zˆin(R1 = 0)
≈ RˆL + j(XL +X1 +X2)
R1 + RˆL + j(XL +X1 +X2)
(3.53)
Therefore, if RL + R2 >> R1 or |XL + X1 + X2| >> R1, the impact of R1 on the input
impedance can be ignored. Hence, the proposed convergence criteria can be used in the
lossy network. Additionally, as shown in Fig.3.28, the matching region is slightly changed
byR1. TheR1 can result in a mismatch. To secure that the matching region can fully cover
the area of complex conjugate of load impedance, we can expand the matching region.
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Fig. 3.28: The mismatch caused by the parasitic resistance R1
3.8.4 Design Strategy of Lossy Matching Network
(1) Assume that the matching network is lossless, calculate the network parametersX1,
X2, and X3 with proposed design strategy in section 3.4.
(2) Estimate R1, R2, and R3.
(3) Calculate the equivalent load impedance and source impedance.
(4) Redesign the matching network with equivalent RS and ZL, and then calculate the
new network parameters X1, X2, and X3.
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3.8.5 Simulation Results of Lossy Matching Networks
This section redesigns the tunable matching network in section 3.7 and quantifies the
efficiency of lossy matching network.
(1) Assume the matching network is lossless. As shown in Tab.3.5, all load impedance
points are calibrated and insertion loss is zero.
Tab. 3.5: Tunable lossless matching network with fixed reactance X1
Network Parameters (Ω) ZL (Ω) RL (dB) IL (dB))
RL ∈ [30, 100] 30 44.1 0.0
XL ∈ [0, 100] 30+j50 44.4 0.0
RS = 50 30+j100 44.6 0.0
R1 = 0 65 65.4 0.0
R2 = 0 65+j50 62.9 0.0
R3 = 0 65+j100 60.9 0.0
X1 = −141.4 100 117.6 0.0
X2 ∈ [146.8, 314.6] 100+j50 77.8 0.0
X3 ∈ [228.0, 317.0] 100+j100 71.9 0.0
(2) Estimate R1, R2, and R3; redesign the matching network with equivalent load
impedance and source impedance. As shown in Tab.3.6, if R1 is zero, the matching net-
work can reach the perfect matching point.
Tab. 3.6: Tunable lossy matching network-I with fixed reactance X1
Network Parameters (Ω) ZL (Ω) RL (dB) IL (dB))
RL ∈ [30, 100] 30 48.7 1.35
XL ∈ [0, 100] 30+j50 47.8 1.35
RS = 50 30+j100 46.8 1.35
R1 = 0 65 56.6 0.94
R2 = 6 65+j50 58.5 0.94
R3 = 6 65+j100 60.8 0.94
X1 = −122.9 100 118.3 0.81
X2 ∈ [128.1, 281.6] 100+j50 72.7 0.81
X3 ∈ [188.8, 251.5] 100+j100 66.7 0.81
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(a) ZL = 30Ω;Optimum|S21| = 0.8592;Actual|S21| = 0.8561
(b) ZL = 65 + j50Ω;Optimum|S21| = 0.9041;Actual|S21| = 0.8974
(c) ZL = 100 + j100Ω;Optimum|S21| = 0.9178;Actual|S21| = 0.911
Fig. 3.29: Tuning process of lossy TMN-I
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IfR1 is not zero, the matching region is changed slightly by the non-zeroR1. As shown
in Tab.3.7, if RL is closed to 100Ω, the load impedance cannot be calibrated perfectly. In
accordance with section 3.8.3, we can expand the range of matching region to solve this
problem. For example, set the RLmax to be 120Ω.
Tab. 3.7: Tunable lossy matching network-II with fixed reactance X1
Network Parameters (Ω) ZL (Ω) RL (dB) IL (dB))
RL ∈ [30, 100] 30 51.7 3.87
XL ∈ [0, 100] 30+j50 52.2 3.87
RS = 50 30+j100 52.5 3.87
R1 = 6 65 23.9 2.56
R2 = 6 65+j50 60.8 2.79
R3 = 6 65+j100 60.3 2.79
X1 = −122.9 100 17.8 2.03
X2 ∈ [128.1, 281.6] 100+j50 20.0 2.23
X3 ∈ [188.8, 251.5] 100+j100 20.0 2.23
(a) ZL = 30Ω;Optimum|S21| = 0.6872;Actual|S21| = 0.6405
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(b) ZL = 65 + j50Ω;Optimum|S21| = 0.7720;Actual|S21| = 0.7253
(c) ZL = 100 + j100Ω;Optimum|S21| = 0.8081;Actual|S21| = 0.7736
Fig. 3.30: Tuning process of lossy TMN-II
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3.9 Box-Sphere Intersection Testing
This section introduces a simple method for box-sphere intersection testing [17], which is
used in the design of tunable matching network with fixed X2.
Suppose we wish to determine whether a n-dimensional box, B, intersects a n-dimensional
sphere with center C and radius r. Denote C by (C1,...,Cn) and B by closed intervals
[B1min, B1max],...,[Bnmin, Bnmax]. We can perform this test by finding a point P on or in the
box, which is closest to the center of the sphere. If the distance between the point P and
center point C is not greater than radius r, then the box intersects the sphere.
Min dis(P ) =
√
(C1 − P1)2 + · · ·+ (Cn − Pn)2 (3.54)
subject to
Bmini ≤ Pi ≤ Bmaxi i = 1, ..., n (3.55)
The calculation procedure is shown in Fig.3.31.
Fig. 3.31: An algorithm for intersecting a solid n-D box with a solid n-D sphere
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3.10 Summary
This chapter presents a set of convergence criteria of tunable matching network. There-
fore, all matching networks are capable of finding the neighbourhood of matching point.
Furthermore, this chapter presents a novel fast tuning algorithm for tunable matching
network. In the end, we demonstrate that the proposed methods can be used in the lossy
network. A simulation platform of tunable matching network (SPARTAN) is designed,
which integrates all algorithms in this chapter. The Graphical User Interface (GUI) is
shown in Fig.3.32.
Fig. 3.32: SPARTAN
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Stabilization Charge Pump Method
Contents
4.1 Mathematical Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.2 Power Consumption and Voltage Gain Analysis . . . . . . . . . . . . . . 60
4.3 Counter Based 4-phase Clock Generator . . . . . . . . . . . . . . . . . . . 62
4.4 Hybrid DPWM based 4-phase Clock Generator . . . . . . . . . . . . . . . 64
4.4.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.4.2 State-of-the-Art . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.4.3 Delay Cell with Adjustable Time Delay . . . . . . . . . . . . . . . . 65
4.4.4 Digital Delay-Locked Loop . . . . . . . . . . . . . . . . . . . . . . . 66
4.4.5 Hybrid Digital Pulse Width Modulator . . . . . . . . . . . . . . . . 67
4.4.6 The 4-Phase Clock Generator . . . . . . . . . . . . . . . . . . . . . . 68
4.4.7 Layout and Simulation Results . . . . . . . . . . . . . . . . . . . . . 69
4.5 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
4.1 Mathematical Model
A charge pump transforms low input voltage into high output voltage. Common charge
pump topologies are the Dickson charge pump [3], the Pelliconi charge pump [4], the
heap charge pump, and the Fibonacci charge pump [5,6,7,8]. To achieve the highest volt-
age gain, the lowest power consumption, and a compact chip size, the Pelliconi charge
pump with dynamic bulk-biasing [9] and dead time technology [10] was fabricated. The
output voltage of the charge pump is calculated by
Vout ∝ Vdd +N · (Vclk − IL
2 · pi · f · C ) (4.1)
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where IL stands for the load current, N is the number of charge pump stages, and f is
the clock frequency [4,11].
4.2 Power Consumption and Voltage Gain Analysis
The charge pump energy loss falls into four categories: redistribution loss, switching
loss, conduction loss, and reversion loss [1,2]. The clock signal affects the switching loss
and the reversion loss. The switching loss mainly depends on the clock frequency. The
reversion loss is caused by non-ideal clock signals. Dead time technology was involved
to reduce the reversion loss. As shown in Fig.4.1, the reverse current flowing from the
higher to lower stage is cut off in dead time (T2, T4) because all of the switches open
shortly between the two charge transfer phases (T1, T3). Therefore, voltage gain and
power efficiency are improved.
In general, each clock cycle can be divided into two phases: the dead time phase
(T2, T4) and the charging time phase (T1, T3). The capacitors cannot be fully charged
because of a short charging time, which in turn decreases the voltage gain. Similarly, the
conduction path cannot be cut off completely because of a short dead time, which in turn
decreases the voltage gain as well. To obtain the minimum dead time and charging time,
the output voltage and power efficiency with different clock schemes are compared in
Fig.4.2.
The simulation results demonstrate that the voltage gain and power efficiency have
been improved by dead time of 3ns. The 12ns charging time results in a slight voltage
drop (marked by an arrow). Therefore, the minimum dead time is 3ns and the minimum
charging time is 12ns.
Fig. 4.1: 4-phase clock with dead time technology [11]
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Fig. 4.2: Comparative results - I with different clock parameters
In addition, another 4-phase clock scheme has been proposed [11]. As shown in Figure
4.3, the dead times T2 and T4 are divided into two further sub-steps. Similarly, the output
voltage and power efficiency with different clock schemes are compared in Fig.4.4 further
proving that the minimum dead time is 3 ns and the minimum charging time is 12 ns.
Fig. 4.3: 4-Phase clock with improved controlling of switches [11]
In contrast to Fig.4.1, the second clock scheme does not improve the power efficiency
and voltage gain significantly. Moreover, the first clock scheme only requires two groups
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of inverted clock signals. Hence, this dissertation focuses on the hardware implementa-
tion of a 4-phase clock with dead time technology.
Fig. 4.4: Comparative results - II with different clock parameters
4.3 Counter Based 4-phase Clock Generator
The charge pump output voltage is affected by PVT variations and the dynamic load
impedance. The HV-DAC varies its input impedance from 700kΩ to1300kΩ according to
the different digital signals. The impact of load impedance and the clock signal on the
charge pump output voltage is shown in Tab.4.1.
Tab. 4.1: Output voltage and efficiency of charge pump
Vdd, Vclk RL Output Voltage Efficiency
3.7V 700kΩ 99.54V 25.51%
3.7V 1000kΩ 109.98V 23.65%
3.7V 1300kΩ 116.52V 21.75%
3.6V 1000kΩ 107.01V 23.10%
3.8V 1000kΩ 112.96V 24.41%
To stabilize the charge pump output voltage at 110V, the adaptive 4-phase clock al-
gorithm is shown in Tab.4.2. The dead time is fixed at 4ns. The minimum clock period
is 32ns due to the minimum charging time of 12ns and minimum dead time of 4ns. A
counter based 4-phase clock generator is designed. As shown in Fig.4.5 and Fig.4.6, the
post layout simulations demonstrate the feasibility of the proposed algorithm.
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Tab. 4.2: Adaptive 4-phase clock algorithm - I
Initialization: T = 84ns, DeadTime = 4ns, ∆ = 4ns;
while( Output Voltage > 111V or Output Voltage < 110 V)
if (Output Voltage > 111V)
T = min( 120ns, T+∆);
else
T = max( 32ns, T-∆);
endwhile
Fig. 4.5: Adaptive 4-Phase clock algorithm - I with different input voltages
Fig. 4.6: Adaptive 4-Phase clock algorithm - I with different load resistors
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4.4 Hybrid DPWM based 4-phase Clock Generator
4.4.1 Motivation
The traditional method is to utilize the clock-counter to generate a 4-phase clock [12]. For
AMS H35 technology, the highest clock-counter operating frequency is 250MHz. There-
fore, the resolution of the 4-phase clock is 4ns. In the case of a 700 KΩ load resistor, the
4ns resolution results in a voltage variation greater than 1V. As shown in Fig.4.6, the out-
put voltage of charge pump with a 700 KΩ load resistor is fluctuating between 110V and
111V. To achieve more accurate charge pump control, this section proposes a novel hybrid
digital pulse width modulator (PWM) that can satisfy the requirements of Tab.4.3.
Tab. 4.3: Adaptive 4-phase clock algorithm - II
Initialization: T = 84ns, DeadTime = 4ns, ∆ = 2ns;
while( Output Voltage > 111V or Output Voltage < 110 V)
if (Output Voltage > 111V)
T = min( 120ns, T+∆);
else
T = max( 32ns, T-∆);
endwhile
4.4.2 State-of-the-Art
The traditional method of creating PWM signals is to utilize a fast-clocked counter [12].
The tapped delay line is used to create the PWM signal [13]. The drawback of this method
is the use of excessive delay cells. A segmented DPWM architecture is proposed [14]. A
hybrid DPWM approach is investigated in [17]. In addition, digital dither approaches
have been discussed in [15,16].
The hybrid DPWM with a digital delay locked loop (DLL) requires relatively small
hardware resources and can be easily synchronized to an external clock. However, the
conventional hybrid DPWM [17] cannot satisfy the requirements of Tab.4.3. Therefore, a
novel hybrid DPWM will be discussed in this section.
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4.4.3 Delay Cell with Adjustable Time Delay
To control the total delay of the delay line, the delay through each individual delay cell
should be adjustable. As shown in Fig.4.7, the proposed delay cell can obtain 1ns time
delay with different control signals S[2:0]. There are 8 parallel branches that connect the
input port to the 8-bit multiplexer. The first branch consists of 2 delay-units and the last
branch consists of 9 delay-units. The control signals S[2:0] are provided by the clock edge
detector. In the end, one delay unit is attached at the output of the 8-bit multiplexer
improving the clock slew rate. This is due to the fact that the delay-unit consists of two
clock inverters. As shown in Fig.4.8, the rise time is reduced by this method.
Fig. 4.7: Delay cell module with adjustable time delay
Fig. 4.8: Timing diagram of delay cell
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4.4.4 Digital Delay-Locked Loop
The delay line consists of 11 delay cells. The desired delay of each delay cell is 1ns.
However, the delay will be affected by PVT variations. To solve this problem, the delay-
locked loop (DLL) was used in [17]. As shown in Fig.4.9, the reference clock period is
12ns. Therefore, the delay of CLK6 through the delay line should be equal to 6ns. In
other words, the falling edge of CLK0 should be aligned with the rising edge of CLK6.
To detect the misalignment between CLK0 and CLK6, a flip-flop was used. As shown in
Fig.4.9, if a high value of CLK6 is detected at the falling edge of CLK0, the delay through
the first six delay cells should be increased. As a result, the CLK6 will be shifted to the
right side. Similarly, if a low value of CLK6 is detected at the falling edge of CLK0, the
delay through the first six delay cells should be decreased. As a result, the CLK6 will be
shifted to the left side.
Fig. 4.9: Clock edge detection circuit
Fig. 4.10: Clock edge detection principle
The clock edge detector is used to adjust the delay through the entire delay line. First,
the clock edge detector selects the shortest delay line so that the rising edge of CLK6 is
on the left side of the falling edge of CLK0. Second, the clock edge detector increases the
delay line to shift CLK6 to the right side. The transition from logic 1 to logic 0 at the flip-
flop output indicates that CLK6 has been successfully aligned with CLK0. As a result, the
delay of each delay cell is 1ns.
4.4 HYBRID DPWM BASED 4-PHASE CLOCK GENERATOR 67
4.4.5 Hybrid Digital Pulse Width Modulator
According to the preceding discussion, the delay between two adjacent clock signals
(CLK0,...,CLK11) is 1ns. As shown in Fig.4.11, the control-module outputs one square
pulse (CLK0). The square pulse propagates along the delay line and generate a series of
clock signals (CLK1,...,CLK11). This process is called coarse tuning. After coarse tuning,
the control-module needs to select one clock signal (CLKT) from CLK0 to CLK11. This
process is called fine tuning. The Hybrid DPWM timing diagram is shown in Fig.4.12.
Fig. 4.11: Hybrid DPWM Architecture
Fig. 4.12: Timing Diagram of Hybrid DPWM
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In addition, this method requires that T1 and T2 should be larger than 12ns, the clock
period of CLKA0 should be larger than 24ns, and the time resolution is 1ns.
4.4.6 The 4-Phase Clock Generator
As shown in Fig.4.13, the eight delay cells (B1,...,B4,C1,...,C4) have been integrated. The
delay of each delay cell is 1ns. Therefore, the delay between CLKA0 and CLKB0 is 4 ns.
In the end, CLKB0, CLKB1, CLKD0 and CLKD1 in Fig.4.14 are identical to CLKa, CLKd,
CLKb and CLKc in Fig.4.1.
Fig. 4.13: 4-phase Clock Generator
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Fig. 4.14: Timing Diagram for 4-phase Clock Generator
4.4.7 Layout and Simulation Results
The proposed method has been implemented in AMS H35 technology. The chip size is
0.53mm2, and power consumption is approximately 3mW. According to the post layout
simulation, the clock period and dead time are 50ns and 4.2ns, respectively. The proposed
hybrid DPWM based 4-phase clock generator satisfies the requirements of Tab.4.3. In
addition, the co-simulation demonstrates that this method can stabilize the charge pump
output voltage between 110 V and 111 V. Furthermore, as shown in Fig.4.18, compared
with the counter based clock generator, the hybrid DPWM based clock generator can
provide a more stable output voltage.
Fig. 4.15: Post layout simulation of proposed hybrid digital pulse width modulator
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Fig. 4.16: Adaptive 4-Phase clock algorithm - II with different input voltages
Fig. 4.17: Adaptive 4-Phase clock algorithm - II with different load resistors
Fig. 4.18: Counter based, Hybrid DPWM based clock generator, 700KΩ load resistor
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5.1 System Review
• S11 Controller: As shown in Fig.5.1, the S11 controller consists of one charge pump
and two high voltage DACs. The charge pump output voltage is stabilized by the
4-phase clock. The varactors in the tunable matching network are adjusted by the
output voltage of the DACs. The chip size and power consumption of charge pump
are 17.6mm2 and 150mW, respectively. The chip size and power consumption of the
high voltage DAC are 0.6mm2 and 18mW, respectively.
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Fig. 5.1: S11 Controller
• S11 Detector: The block diagram of the S11 detector is shown in Fig.5.2. The RF
detector converts the input power to the output voltage. The S11 parameter is cal-
culated by the analog subtractor. The ADC converts the analog S11 signal to the
digital S11 signal. For AMS C35 technology, the area and power consumption of
the 12-bit, 1.5MHz ADC are 0.83mm2 and 8mW, respectively [6]. For 180nm CMOS
technology, the area and power consumption of the RF detector working on 5.1GHz
are 0.36mm2 and 10.8mW, respectively [7].
Fig. 5.2: S11 Detector
• Voltage Detector: To feedback the charge pump output voltage to the controller, a
voltage detector based on XFAB XDH10 was fabricated (data from IES, TU Darm-
stadt). As shown in Fig.5.3, two resistors R1 and R2 are used to convert VCP (>
100V) to VDivider (< 5V), which is compared with the reference voltage (VH , VL). The
power consumption of the voltage divider is 16mW due to the high input voltage
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(VCP > 100V). Furthermore, the chip size of the voltage divider is 0.012mm2, and
the chip size of the voltage comparator is 0.0072mm2.
Fig. 5.3: Voltage Detector
• Cortex-M0 Controller & Clock Generator: The adaptive impedance matching algo-
rithm and the adaptive 4-phase clock algorithm are performed by a Cortex-M0 con-
troller [1,2,3,4,5], which has been implemented by using AMS H35 technology. Ac-
cording to Appendix B, the controller chip size (including a counter based clock
generator) is 2.5mm2, the power consumption is 0.32mW/MHz, and the maximum
operating frequency is 50MHz. In the case of 50MHz, the running time of the adap-
tive impedance matching algorithm is less than 3.4ms, and the running time of the
adaptive 4-phase clock algorithm is 1.1µs. In addition, the chip size and power
consumption of the hybrid DPWM based 4-phase clock generator are 0.53mm2 and
3mW, respectively.
5.2 Cost: Area and Power
According to the preceding discussion, the chip areas and power consumption of differ-
ent components are summarized in the Tab.5.1. The cost of assisted circuits is acceptable
due to the expensive charge pump.
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Tab. 5.1: Comparison of different building blocks
Chip Size (mm2) Power (mW)
Charge Pump 17.6 150
HV 8-bit DAC 0.6 18
Cortex-M0 (50MHz) 2.5 16
Clock Generator (DPWM) 0.53 3
Voltage Detector 0.026 16
S11 Detector (Estimation) 1.55 29.6
5.3 Robustness and Design Effort
5.3.1 PVT Variation
Process, voltage, and temperature (PVT) variations have many negative impacts on chip
performance [8]. This effect has been increased since the fabrication technology has gone
into the deep nanometer scale. (1) Process variations may exist due to variations in chan-
nel length or doping concentration. (2) Voltage variations are caused by unexpected volt-
age drops in the power supply network or variations in the supply voltage itself. (3) Tem-
perature variations arise due to temperature fluctuations and environmental impacts.
However, these negative impacts can be partly solved by digitally assisted analog
technology. For example, the clock signal voltage has a significant impact on the charge
pump output voltage. A typical analog circuit solution is to design a bandgap voltage
reference circuit representing a huge design effort and cost. By using digitally assisted
analog technology, the charge pump output voltage can be calibrated by a micro con-
troller. Obviously, the design effort and cost of a voltage detector are much less than the
bandgap voltage reference.
In addition, the PVT-induced delay variations affect the timing of the synchronous
circuits and lead to time violations. These variations affect both clock signals and data
paths. Therefore, the critical stages may fail to deliver their output data within the given
clock period. However, the delay variation of delay cells can be calibrated by a controller.
For example, the digital delay locked loop is used to calibrate the delay of the delay line.
As a result, the delay of each delay cell is 1ns regardless of PVT variations. Compared
with analog methods, such as body biasing, the digitally assisted analog method is more
attractive.
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Fig. 5.4: PVT Variations
5.3.2 Nonlinearity
As discussed in chapter 1, the pre-distortion technology can be used to improve the lin-
earity of the power amplifier. In this work, the tunable matching network suffers from
the problem of the non-ideal varactors. As shown in Fig.5.6, the relationship between
capacitance and voltage is not linear. To solve this problem, the pre-distortion technology
can be reused. The block diagram of pre-distortion technology is shown in Fig.5.5.
Fig. 5.5: Block diagram of pre-distortion technology
The challenge of this method is the design of the look-up table. The capacitance func-
tion of voltage is written as (5.1). The voltage function of signal (K1) is written as (5.2).
As a result, the capacitance function of signal (D1) is written as (5.3).
C = f1(V ) (5.1)
V = f2(K1) = f2f3(D1) (5.2)
C = f1f2f3(D1) (5.3)
Because the functions f1 and f2 have been determined, the look-up table f3 is used to
make the following equation into a linear function. The calculation procedure is shown in
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Fig.5.6. Compared with the design effort of a high linear varactor, updating the look-up
table is quite simple.
LinearFunction = f1f2f3 (5.4)
Fig. 5.6: Design strategy of the Look-up table
5.3.3 Mismatch
Impedance matching is very important for RF integrated circuit design. The first reason
for matching is power efficiency. The second reason is device protection. If the RF circuit
is not matched, we get reflected power. This reflected power builds standing waves on the
transmission line, which can destroy the communication system. The digital calibration
method can be reused here. As shown in Fig.5.7, by calibrating the tunable matching
network with the aid of a controller, the antenna impedance can be matched.
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Fig. 5.7: Impedance mismatch [9]
5.4 Trade-offs on Calibration and Compensation
As shown in Fig.5.8, the classification of digitally assisted analog circuits is based on how
analog nonidealities are corrected. (1) Digital calibration: adjust analog circuit parameters
to calibrate output values of the analog core. (2) Digital compensation: apply the pre-
distortion technology to improve the system accuracy.
Fig. 5.8: Digital calibration and digital compensation
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6.1 Summary
Compared with analog designs, digital designs are faster, smaller and more power ef-
ficient as CMOS technologies scale to smaller nodes. Therefore, analog designers take
advantage of digital assistant analog technology, which simplifies analog circuits that
don’t scale easily. Digital calibration or compensation allows for a considerable relax-
ation of the analog performance, which can be used for minimizing both area and power
consumption.
Digitally assisted analog techniques are increasingly needed in future circuit and sys-
tem designs, as FinFET and FDSOI replace planar CMOS technology at advanced process
nodes of 20 nm and beyond. The intrinsic features of these new devices are lowering the
barrier between the analog and the digital worlds, allowing unprecedented performance
to be achieved by assisting analog circuits with digital techniques [1,2]. The contributions
of this dissertation are summarized as follows:
• Digitally Assisted Charge Pump: The charge pump cannot stabilize its output volt-
age at the desired level (110V) due to the PVT variations and dynamic load resistor.
Chapter 4 utilizes the adaptive 4-phase clock algorithm to calibrate the charge pump
output voltage. Compared with the counter based clock generator (section 4.3), the
hybrid DPWM based clock generator (section 4.4) can make the charge pump out-
put voltage more stable (Fig.4.18). Both of these methods require an accurate low
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voltage source (e.g. bandgap voltage reference), which will increase the cost and
power consumption of this system.
• Digitally Assisted Tunable Matching Network: Section 3.7 illustrates that the tun-
able matching network can be used to calibrate the antenna impedance variation
with the aid of the adaptive impedance matching algorithm. The adaptive 4-phase
clock algorithm and adaptive impedance matching algorithm are performed by the
Cortex-M0 controller (Appendix B). In the case of a 50 MHz operating frequency,
the running time of the adaptive impedance matching algorithm is less than 3.4ms.
Therefore, the proposed method can be used in the real time system. In addition to
this, the Cortex-M0 controller can be shared with other functionalities. Therefore,
this method does not require additional cost.
• Digitally Assisted Varactor: The varactors can be easily tuned by different voltage.
However, the varactors suffer from the non-linearity problem. Section 5.3.2 utilizes
the digital pre-distortion method to improve varactor linearity. The pre-distortion
algorithm can be easily implemented by using a look-up table.
• Digitally Assisted Adjustable Delay Cell: The delay through the adjustable delay
cell is affected by the PVT variations. By using a digital delay-locked loop, Section
4.4.4 ensures that the delay through each delay cell is 1 ns.
• Convergence Criteria of the Tunable Matching Network: All optimization algo-
rithms are easily trapped into a local optimum point. To solve this problem, Sections
3.4 and 3.5 present a set of convergence criteria for a tunable matching network. As
a result, we can converge to the neighbourhood of matching point with high proba-
bility, which fulfills the requirements of practical engineering.
• Fast Tuning Algorithm of the Tunable Matching Network: As shown in Fig.3.8
and Fig.3.13, the proposed convergence criteria guarantee that the input resistance
is proportional to the first tunable component and that input reactance is propor-
tional to the second tunable component. Therefore, Section 3.7 utilizes the binary
search algorithm to accelerate the convergence speed. In contrast to the single-step
method, the convergence speed is improved from O(N) to O(logN).
In this dissertation, digital calibration is applied to correct dynamic non-ideal effects,
such as charge pump voltage gain, delay of the delay cell, and the dynamic load impedance
of a tunable matching network. Digital compensation is applied to correct static non-ideal
effects, such as the nonlinearity of varactors.
The choice between compensation and calibration is not a simple one. From the point
of view of area and power consumption, digital calibration is a preferred solution if
analog tuning can be implemented with negligible overhead. Compared with digital
compensation, digital calibration avoids the constant digital activity. For example, if the
charge pump output voltage satisfies the requirement (110V < Vout < 111V), the digital
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circuit does not need to perform the 4-phase clock algorithm. If the S11 parameter is less
than -10 dB, the digital circuit does not need to perform the adaptive impedance match-
ing algorithm. As a result, this method can reduce energy dissipation. However, some
negative effects are difficult to calibrate. For example, compared with the design effort of
high linear varactors, digital compensation is a preferred solution from the perspective of
design-time.
6.2 Outlook
With the exponential pace of digital performance growth, analog designers are just begin-
ning to understand the potential of digital-processing capabilities. In addition to above
examples, digital assistance has found a number of additional applications. Therefore,
the researchers are undertaking a paradigm shift from high-precision analog circuits to
mixed analog-digital solutions that take advantage of modern IC technology. In this ef-
fort, the key to innovation is a broad, multidisciplinary approach using digital-processing
capabilities as a driver rather than an afterthought to cope with imperfections in evolu-
tionary analog design [4]. In accordance with the current status of the research results
presented in this dissertation, some future work that can be focused on is summarized as
follows:
• Digitally Assisted ADCs: Digital assisted technology has been widely used in the
design of ADCs. Many digital calibration and compensation algorithms are per-
formed by dedicated digital circuits. As shown in Fig.5.2, the ADC is connected to
the controller. Hence, some digital calibration and compensation algorithms can be
performed by the controller. This method can reduce the chip size and increase the
flexibility of the system.
• Digitally Assisted RF Detectors: To obtain a large linear-in-dB dynamic range, a
digital assistance technique is used to correct the nonlinear output characteristics
of RF detectors [3]. This approach includes the compensation of variability effects
through self-calibration. Similarly, some digital calibration and compensation algo-
rithms can be performed by the controller.
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Appendix A
Linear Fractional Transformation
According to the conformal mapping method, the central point of linear fractional trans-
formation defined by (3.1) can be calculated by
Z0 =
j
2
∣∣∣∣∣ b ad∗ c∗
∣∣∣∣∣∣∣∣∣∣ Re(d) Im(d)Re(c) Im(c)
∣∣∣∣∣
(A-1)
If X2 is a variable, the equivalent a, b, c, and d of (3.2) are written as
a = −X1
b = −XLX1 + jRLX1
c = j
d = RL + j(XL +X1)
(A-2)
Furthermore, we can get the equation (3.6). If X1 is a variable, the equivalent a, b, c,
and d of (3.1) are written as

a = −XL −X2 + jRL
b = 0
c = j
d = RL + j(XL +X2)
(A-3)
Similarly, the equation (3.11) can be derived.
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Appendix B
Design of Cortex-M0 Controller
B.1 The Architecture of Cortex-M0 Processor
B.1.1 System Overview
Fig. B.1: The architecture of Cortex-M0 controller
The organization of Cortex-M0 processor is illustrated in Fig.B.1. (1) The instruction is
fetched from memory and placed in the instruction pipeline. (2) The instruction is de-
coded and the datapath control signals are prepared for the next cycle. In this stage, the
instruction owns the decode logic but not the datapath. (3) The instruction owns the data-
path; the register bank is read/written, an operand is shifted, the ALU result is generated
and written back into a destination register. At any one time, three different instructions
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may occupy each of these stages. Hence, the hardware in each stage has to be capable
of independent operation. In addition, the Nested Vectored Interrupt Controller (NVIC)
contains the functionality of comparing priority between interrupt requests and the cur-
rent priority level so that nested interrupts can be handled automatically. Moreover, the
power management unit is employed in order to reduce the power consumption.
B.1.2 2-phase non-overlapping clock scheme
To accomplish the data transfer in one clock cycle, the two-phase non-overlapping clock
scheme, as shown in Fig.B.2, is generated internally from a single input clock signal. The
read/write signals are prepared in the phase A, the read/write operations are finished in
the phase B.
Fig. B.2: 2-phase non-overlapping clock scheme
B.1.3 Programming Model
As shown in Fig.B.3, two algorithms, adaptive impedance matching algorithm (IRQ-1)
and adaptive 4-phase clock algorithm (IRQ-0), have been programmed in the Cortex-M0
processor. Furthermore, the IRQ-0 has a higher priority. If both IRQ-0 and IRQ-1 are not
required, the processor will enter sleep mode. These two algorithms will be discussed in
the following chapter and the corresponding assembly codes are shown in Appendix B.
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Fig. B.3: The programming model of micro-controller
B.2 Assembly Code Optimization
This section presents three criteria to evaluate the performance of assembly code. (1) Total
number of instructions (related to the memory size). (2) Total number of clock cycles (re-
lated to the running time of program). (3) Types of instructions (related to the complexity
of system). To improve the performance of single step algorithm, the optimized assembly
code is shown in Appendix B. The running time of program is calculated by (B.1).
RunningT ime=
NumofIter × ClkCycles
OperatingFreq
(B.1)
The comparison of three assembly codes is shown in Fig.B.4. In contrast to the assem-
bly code generated by IAR, the optimized assembly code can reduce the memory size by
36% and running time by 57%. Furthermore, the running time of single step algorithm is
increased exponentially, whereas the running time of binary search algorithm is increased
linearly.
Fig. B.4: Comparison of Assembly Codes
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B.3 FPGA Platform for Cortex-M0 Processor
The Xilinx Virtex-5 FPGAs has been used for demonstrating the operations of Cortex-M0
processor. The ML505 board has a 16-character, 2-line LCD, which can be used to display
text information. Therefore, the block diagram of the verification platform is shown by
Fig. B.5: Cortex-M0 processor verification platform
The input clock signal of Cortex-M0 is connected to the crystal oscillator socket (AH15)
on board, which is populated with a 100-MHz oscillator and is powered by the 3.3V sup-
ply. The device utilization report is shown by
Tab. B.1: Device utilization summary
Slice Logic Utilization Used Available Utilization
Number of Slice Registers 1144 69120 1%
—Number used as Flip Flops 1141
—Number used as Latch-thrus 3
Number of Slice LUTs 3211 69120 4%
—Number used as Logic 3208
—Number used as exclusive route-thru 3
Number of occupied slices 1168 17280 6%
Number of LUT Flip Flop pairs used 3638
—Number with an unused Flip Flop 2494 3638 68%
—Number with an unused LUT 427 3638 11%
—Number of fully used LUT-FF pairs 717 3638 19%
—Number of unique control sets 93
—Number of slice register sites... 187 68120 1%
Two programs, adaptive impedance matching algorithm and adaptive 4-phase clock
algorithm, are written for running in FPGA board. The outcomes of these two programs
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could be dynamically observed on the LCD while the programs are running. The photo
of FPGA board and the snap-shot of 8-bit control signals (K1, K2) and clock period (T) are
shown in Fig.B.5.
Fig. B.6: Photo of the Cortex-M0 verification platform
B.4 The ASIC Implementation of Cortex-M0 Processor
After validating the RTL model, logic synthesis is performed to map the RTL code to logic
gates in the targeted foundry library (AMS H35). Logic synthesis is the process of auto-
matically converting a given RTL to technology gates based on some design constraints.
The result of the synthesis process is a Netlist. The tool used in this step is “Design Com-
piler” that provides fast, high-capacity synthesis, and can be easily integrated into an
RTL-to-GDSII design flow.
The synthesized netlist should be simulated using the same test vectors used to vali-
date the RTL. In addition, Formal Verification software can be used to compare two given
circuit descriptions. The goal of formal verification is to ensure the equivalence of two
given circuit descriptions. Any simulation or formal verification errors need to be re-
solved since this may indicate a problem with the library of hardware components used
by the synthesizer, a synthesis error, or improperly written RTL. The tool used to verify
Logic Equivalence in this design is “Formality”.
Synthesis tools typically have little access to place and route data for the design. With
little access to physical design data, synthesis tools can miss timing goals. Hence it is
important that the synthesized design exceeds the final timing requirements.
In accordance with chapter 3, the Cortex-M0 only needs to carry out the adaptive
4-phase clock algorithm and adaptive impedance matching algorithm. Hence, unused
instructions are removed. As shown in Table 4.2, the operating frequency is increased
from 40MHz to 60MHz and cell area is reduced from 1.77mm2 to 0.89mm2.
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Tab. B.2: Synthesis report of Cortex-M0 processor
20MHz 40MHz 60MHz
Standard Cortex-M0 1.77 mm2 1.92 mm2 X
Simplified Cortex-M0 0.89 mm2 0.925 mm2 1.02mm2
Once the design has been synthesized, the physical design process can begin. The
first step in the physical design process is floor planning. The Floorplan is a physical
description of an ASIC. Floorplanning is a mapping between the logical description and
the physical description of an ASIC. Floor planning involves partitioning the design into
groupings of cells and placement of macro cells contained in the design on the chip area.
Other floor planning considerations are the creation of I/O Pads and the power bussing
structure.
The next step in the ASIC design flow is the Clock Tree Synthesis. Clock tree synthesis
is performed in order to minimize space and power consumed by the clock signal. In this
step the clock tree and clock logic is inserted and optimized. Once the clock tree is placed
and optimized, the place and route can begin. The interconnect wires are routed between
the library components in the netlist. After the place and route is completed, the design
is checked for DRC, LVS. Finally the parasitic data gathered from the place and routed
netlist is used to check if the design meets timing. The tool used to layout the design
is “Cadence Encounter”. The “Cadence Encounter Command File” is briefly shown in
Appendix C.
The layout design certifies that the simplified Cortex-M0 core occupies 2.5mm2. Ad-
ditionally, the post-layout simulation shows that the simplified Cortex-M0 controller is
capable of operating at a frequency up to 50MHz. The power consumption of Cortex-M0
controller is 16mW. However, power consumption is not a critical issue because of sleep
mode. The layout of the simplified Cortex-M0 controller has been shown in Fig.B.7.
Fig. B.7: The layout of simplified Cortex-M0 controller
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Tab. B.3: Assembly Code
Address Binary Code Assembly Code Cycles
Main Total Cycle: 22
16‘H0050 16‘H2080 MOV R0,10000000 1
16‘H0052 16‘H00C0 LSL R0,3 1
16‘H0054 16‘H1C01 ADD R1,R0 1
16‘H0056 16‘H1D02 ADD R2,R0 1
16‘H0058 16‘H1D83 ADD R3,R6 1
16‘H005A 16‘H1D14 ADD R4,R2,4 1
16‘H005C 16‘H1D1D ADD R5,R3,4 1
16‘H005E 16‘H1D26 ADD R6,R4,4 1
16‘H0060 16‘H1D2F ADD R7,R5,4 1
16‘H0062 16‘H2032 MOV R0,50 1
16‘H0064 16‘H8020 STRH R0–>R4 2
16‘H0066 16‘H2080 MOV R0,128 1
16‘H0068 16‘H8030 STRH R0–>R6 2
16‘H006A 16‘H8038 STRH R0–>R7 2
16‘H006C 16‘H2000 MOV R0,0 1
16‘H006E 16‘H8010 STRH R0–>R2 2
16‘H0070 16‘HBF30 WFI 2
IRQ 0 Total Cycle:55
16‘H0080 16‘H2001 MOV R0=1 1
16‘H0082 16‘H8010 STRH R0–>R2 2
16‘H0084 16‘H8821 LDRH R1<–R4 2
Address Binary Code Assembly Code Cycles
16‘H0086 16‘H8818 LDRH R0<–R3 2
16‘H0088 16‘H2801 CMP R0,1 1
16‘H008A 16‘HD409 B{MI} label a 3
16‘H008C 16‘H3104 ADD R1,4 1
16‘H008E 16‘H2978 CMP R1,120 1
16‘H0090 16‘HD40D B{MI} label b+26 3
16‘H0092 16‘H2178 MOV R1=120 1
16‘H0094 16‘H8021 STRH R1–>R4 2
16‘H0096 16‘H2000 MOV R0=0 1
16‘H0098 16‘H8010 STRH R0–>R2 2
16‘H009A 16‘H4770 BX 3
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16‘H009C 16‘H3904 SUB R1,4 1
16‘H009E 16‘H2928 CMP R1,40 1
16‘H00A0 16‘HD409 B{MI} label c+18 3
16‘H00A2 16‘H8021 STRH R1–>R4 2
16‘H00A4 16‘H2000 MOV RO=0 1
16‘H00A6 16‘H8010 STRH RO–>R2 2
16‘H00A8 16‘H4770 BX 3
16‘H00AA 16‘H8021 STRH R1–>R4 2
16‘H00AC 16‘H2000 MOV R0=0 1
16‘H00AE 16‘H8010 STRH R0–>R2 2
16‘H00B0 16‘H4770 BX 3
16‘H00B2 16‘H2128 MOV R1=40 1
16‘H00B4 16‘H8021 STRH R1–>R4 2
16‘H00B6 16‘H2000 MOV R0=0 1
16‘H00B8 16‘H8010 STRH R0–>R2 2
16‘H00BA 16‘H4770 BX 3
IRQ 1 Total Cycle:246
16‘H00F0 16‘H8828 LDRH R0<–R5 2
16‘H00F2 16‘H8831 LDRH R1<–R6 2
16‘H00F4 16‘H883A LDRH R2<–R7 2
16‘H00F6 16‘H3101 ADD R1,1 1
16‘H00F8 16‘H29FF CMP R1,255 1
16‘H00FA 16‘HD402 B{MI} PC+4 3
16‘H00FC 16‘HE005 B CASE2(PC+10) 3
Address Binary Code Assembly Code Cycles
16‘H00FE 16‘H8031 STRH R1–>R6 2
16‘H0100 16‘H882B LDRH R3<–R5 2
16‘H0102 16‘H4283 CMP R3,R0 1
16‘H0104 16‘HD428 B{MI} LABEL A 3
16‘H0106 16‘H3901 SUB R1,1 1
16‘H0108 16‘H8031 STRH R1–>R6 2
16‘H010A 16‘H3201 ADD R2,1 1
16‘H010C 16‘H2AFF CMP R2,255 1
16‘H010E 16‘HD402 B{MI} PC+4 3
16‘H0110 16‘HE005 B CASE3(PC+10) 3
16‘H0112 16‘H803A STRH R2–>R7 2
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16‘H0114 16‘H882B LDRH R3<–R5 2
16‘H0116 16‘H4283 CMP R3,R0 1
16‘H0118 16‘HD444 B{MI} LABEL B 3
16‘H011A 16‘H3901 SUB R1,1 1
16‘H011C 16‘H2900 CMP R1,0 1
16‘H011E 16‘HD503 B{PL} PC+6 3
16‘H0120 16‘H3A01 SUB R2,1 1
16‘H0122 16‘HE007 B PC+14 3
16‘H0124 16‘H8031 STRH R1–>R6 2
16‘H0126 16‘H3A01 SUB R2,1 1
16‘H0128 16‘H803A STRH R2–>R7 2
16‘H012A 16‘H882B LDRH R3<–R5 2
16‘H012C 16‘H4283 CMP R3,R0 1
16‘H012E 16‘HD453 B{MI} LABEL C 3
16‘H0130 16‘H3101 ADD R1,1 1
16‘H0132 16‘H8031 STRH R1–>R6 2
16‘H0134 16‘H3A01 SUB R2,1 1
16‘H0136 16‘H2A00 CMP R2,0 1
16‘H0138 16‘HD507 B{PL} PC+14 3
16‘H013A 16‘H2200 MOV R2,0 1
16‘H013C 16‘H803A STRH R2–>R7 2
16‘H013E 16‘H882B LDRH R3<–R5 2
16‘H0140 16‘H4283 CMP R3,R0 1
16‘H0142 16‘HD45A B{MI} LABEL D 3
Address Binary Code Assembly Code Cycles
16‘H0144 16‘H4770 BX 3
16‘H0146 16‘H803A STRH R2–>R7 2
16‘H0148 16‘H882B LDRH R3<–R5 2
16‘H014A 16‘H4283 CMP R3,R0 1
16‘H014C 16‘HD455 B{MI} LABEL D 3
16‘H014E 16‘H3201 ADD R2,1 1
16‘H0150 16‘H803A STRH R2–>R7 2
16‘H0152 16‘H4770 BX 3
16‘H0154 16‘H4618 MOV R0,R3 1
16‘H0156 16‘H3901 SUB R1,1 1
16‘H0158 16‘H8031 STRH R1–>R6 2
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16‘H015A 16‘H3201 ADD R2,1 1
16‘H015C 16‘H2AFF CMP R2,255 1
16‘H015E 16‘HD402 B{MI} PC+4 3
16‘H0160 16‘HE005 B PC+10 3
16‘H0162 16‘H803A STRH R2–>R7 2
16‘H0164 16‘H882B LDRH R3<–R5 2
16‘H0166 16‘H4283 CMP R3,R0 1
16‘H0168 16‘HD41C B{MI} LABEL B 3
16‘H016A 16‘H3901 SUB R1,1 1
16‘H016C 16‘H2900 CMP R1,0 1
16‘H016E 16‘HD503 B{PL} PC+6 3
16‘H0170 16‘H3A01 SUB R2,1 1
16‘H0172 16‘HE007 B PC+14 3
16‘H0174 16‘H8031 STRH R1–>R6 2
16‘H0176 16‘H3A01 SUB R2,1 1
16‘H0178 16‘H803A STRH R2–>R7 2
16‘H017A 16‘H882B LDRH R3<–R5 2
16‘H017C 16‘H4283 CMP R3,R0 1
16‘H017E 16‘HD42B B{MI} LABEL C 3
16‘H0180 16‘H3101 ADD R1,1 1
16‘H0182 16‘H8031 STRH R1<–R6 2
16‘H0184 16‘H3A01 SUB R2,1 1
16‘H0186 16‘H2A00 CMP R2,0 1
16‘H0188 16‘HD502 B{PL} PC+4 3
Address Binary Code Assembly Code Cycles
16‘H018A 16‘HE005 B PC+10 3
16‘H018C 16‘H803A STRH R2–>R7 2
16‘H018E 16‘H882B LDRH R3<–R5 2
16‘H0190 16‘H4283 CMP R3,R0 1
16‘H0192 16‘HD432 B{MI} LABEL D 3
16‘H0194 16‘H3101 ADD R1,1 1
16‘H0196 16‘H8031 STRH R1–>R6 2
16‘H0198 16‘H3201 ADD R2,1 1
16‘H019A 16‘H803A STRH R2–>R7 2
16‘H019C 16‘H23F6 MOV R3,00F6 1
16‘H019E 16‘H4718 BX R3 3
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16‘H01A0 16‘H4618 MOV R0,R3 1
16‘H01A2 16‘H3901 SUB R1,1 1
16‘H01A4 16‘H2900 CMP R1,0 1
16‘H01A6 16‘HD503 B{PL} PC+6 3
16‘H01A8 16‘H3A01 SUB R2,1 1
16‘H01AA 16‘HE007 B PC+14 3
16‘H01AC 16‘H8031 STRH R1–>R6 2
16‘H01AE 16‘H3A01 SUB R2,1 1
16‘H01B0 16‘H803A STRH R2–>R7 2
16‘H01B2 16‘H882B LDRH R3<–R5 2
16‘H01B4 16‘H4283 CMP R3,RO 1
16‘H01B6 16‘HD40F B{MI} LABEL C 3
16‘H01B8 16‘H3101 ADD R1,1 1
16‘H01BA 16‘H8031 STRH R1–>R6 2
16‘H01BC 16‘H3A01 SUB R2,1 1
16‘H01BE 16‘H2A00 CMP R2,0 1
16‘H01C0 16‘HD502 B{PL} PC+4 3
16‘H01C2 16‘HE005 B PC+10 3
16‘H01C4 16‘H803A STRH R2–>R7 2
16‘H01C6 16‘H882B LDRH R3<–R5 2
16‘H01C8 16‘H4283 CMP R3,R0 1
16‘H01CA 16‘HD416 B{MI} LABEL D 3
16‘H01CC 16‘H3202 ADD R2,2 1
16‘H01CE 16‘H803A STRH R2–>R7 2
Address Binary Code Assembly Code Cycles
16‘H01D0 16‘H23F6 MOV R3,00F6 1
16‘H01D2 16‘H4718 BX R3 3
16‘H01D4 16‘H4618 MOV R0,R3 1
16‘H01D6 16‘H3101 ADD R1,1 1
16‘H01D8 16‘H8031 STRH R1–>R6 2
16‘H01DA 16‘H3A01 SUB R2,1 1
16‘H01DC 16‘H2A00 CMP R2,0 1
16‘H01DE 16‘HD502 B{PL} PC+4 3
16‘H01E0 16‘HE005 B PC+10 3
16‘H01E2 16‘H803A STRH R2–>R7 2
16‘H01E4 16‘H882B LDRH R3<–R5 2
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16‘H01E6 16‘H4283 CMP R3,R0 1
16‘H01E8 16‘HD407 B{MI} LABEL D 3
16‘H01EA 16‘H3901 SUB R1,1 1
16‘H01EC 16‘H8031 STRH R1–>R6 2
16‘H01EE 16‘H3201 ADD R2,1 1
16‘H01F0 16‘H803A STRH R2–>R7 2
16‘H01F2 16‘H23F6 MOV R3,00F6 1
16‘H01F4 16‘H4718 BX R3 3
16‘H01F6 16‘H4618 MOV R0,R3 1
16‘H01F8 16‘H23F6 MOV R3,00F6 1
16‘H01FA 16‘H4718 BX R3 3
Appendix C
Cadence Encounter Command File
1. amsDbSetup
2. amsUserGrid
3. amsDbSetup
4. amsUserGrid
5. amsSetMMMC
6. amsSetAnalysisView minmax {func test}
7. amsFloorplan peri 0.65 100
8. amsUserGrid
9. floorPlan -site standard -r 0.992461112702 0.649993 51.6 50.9 73.3 86.1
10. amsAddEndCaps
11. amsPowerFP {{VDD 20} {GND 20}}
12. amsPlace opt
13. refinePlace -checkRoute 1 -preserveRouting 1 -rmAffectedRouting 1 -swapEEQ 1
-checkPinLayerForAccess {1 2 3 4}
14. amsGlobalConnect both
15. amsPowerRoute {{VDD 20} {GND 20}}
16. amsCts
17. amsTa postCTS
18. amsRoute wroute
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19. amsFillperi
20. amsFillcore
21. amsTa postRoute
22. editFixWideWires
23. optDesign -postRoute
24. amsWrite final
25. amsWriteSDF4View {func−min func−max}
26. verifyGeometry
27. verifyConnectivity -type all -error 1000 -warning 50
Appendix D
Further Discussion: Convergence
Criteria
As shown in Fig.D.1, if the convergence criteria are not satisfied, a peak could be covered
by the overlapping area. Therefore, the objective function is multimodal.
Fig. D.1: The overlapping region results in a multimodal function
If the convergence criteria are satisfied, the mapping between {X2, X3} and {Rin, Xin}
is described in Fig.D.2. The image of a small black square can be estimated by a parallelo-
gram. Therefore, the relationship between {X2, X3} and {Rin, Xin} (D.1) can be estimated
by (D.2).
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Fig. D.2: The mapping between X domain and Z domain
Rin =
RLX
2
1
R2L+(XL+X1+X2)
2
Xin = X1 +X3 − X
2
1 (XL+X1+X2)
R2L+(XL+X1+X2)
2
(D.1)
[
R˜in
X˜in
]
= A
[
X2
X3
]
+B (D.2)
In accordance with section 3.3, the S11 is a unimodal function of {Rin, Xin} over a
convex set T. Therefore, the optimum point Q1 is located at the boundary of T if and only
if the matching point {Q0 : Rin = 50, Xin = 0} is not covered by the convex set T.
Fig. D.3: The quasiconvex function over a convex set
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As shown in Fig.D.4, a straight line ABC in X-domain is mapped into a curve A1B1C1
and a straight line A2B2C2 in Z-domain by (D.1) and (D.2), respectively.
Fig. D.4: Estimation method
Jensens inequality: A function f is quasiconvex if and only if dom f is convex and for ∀x, y ∈
domf and 0 ≤ θ ≤ 1, f (θx+ (1− θ)y) ≤ max {f(x), f(y)}. [Boyd, Vandenberghe, Convex
Optimization, Page 98]
S11(B2) ≤ max {S11(A2), S11(C2)} (D.3)
The S11 values at points A1,B1,and C1 can be estimated by (D.4).
S11(A) = S11(A1) ≈ S11(A2) + S ′11d(A1, A2)
S11(B) = S11(B1) ≈ S11(B2) + S ′11d(B1, B2)
S11(C) = S11(C1) ≈ S11(C2) + S ′11d(C1, C2)
(D.4)
If the points A1,B1,and C1 are away from the matching point, the first derivative of S11
is negligible. Therefore, S11(B) ≤ max {S11(A), S11(C)}. The S11 is a quasiconvex function
over a small region in X-domain, which is away from the matching point. The optimum
point can be reached at the boundary of each small region. Subsequently, the search
process is started from the following small region. In other words, we will converge to
the neighbourhood of matching point with high probability, which can be used in the
practical engineering.
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